ch7038b-利来app官网

ch7038b

如果您对产品有相关疑问,或者遇到任何,您都可以注册网站帐号,
然后到利来app官网的技术支持论坛去提问寻求帮助。

特征

 2 lane displayport receiver and transmitter compliant with displayport specification version 1.2 and embedded displayport (edp) specification version 1.3. optional hdcp version 1.4, support vesa and cea timing standards up to 1920x1200 in 8-bit input with 60hz refresh rate

 hdmi receiver and transmitter compliant with hdmi 1.4 specification and dvi 1.0 specification.

 hdmi receiver supports resolution up to 1080p, and hdmi transmitter supports resolution up to 4kx2k. support hdmi repeater function.

 single / dual channel lvds 18 / 24 bits receiver and transmitter supports up to 165 mpixels/s

 support 16/18/24 bit parallel video input. support sdr, ddr, 2x and 3x input timing mode.

 support bt656 and bt1120 input and output, with embedded or separate sync mode

 support dp/hdmi 3d input, and output dp/hdmi with repacked 3d content, or output lvds with r/l view separately. support lcd panel with resolution up to 1920x1200@60hz in 2d mode or 1366x768@120hz in 3d mode

 three on-chip 9-bit high speed dacs providing flexible output capabilities. such as single, double or triple cvbs outputs, ypbpr output, rgb output and simultaneous cvbs and s-video outputs

 vga output is compliant with vesa vsis v1r2 specification

 support component ypbpr output and analog rgb (vga) monitor up to 1900x 1200 or 1080p  advanced pin-multiplexed technology to support multiple input/output display standards

 support two independent display timing data received simultaneously from two separated input paths  advanced multi picture-in-picture (pip) features

 osd controller support

 build-in flexible scaling engine. on-chip frame buffer supports frame rate conversion, upsize/downsize scaling and image display rotation /flip

 tv / monitor connection detection capability.

 support lcd panel protection and power sequencing. pwm is available for controlling lcd backlight brightness. dynamic backlight dimming to save power consumption powerful image enhancement engine embedded

 spdif audio interface supports either 16-bit or 20-bit stereo data with sampling rate up to 192khz/2ch. 2 209-1000-143 rev 1.1 2018-3-1

 support 2 channel i2s digital audio input and 8(7.1) channel output for up to 24-bit data stream (32khz/8ch, 44.1khz/8ch, 48khz/8ch, 88.2khz/8ch, 96khz/8ch, 176.4khz/8ch and 192khz/8ch)

 supports lpcm, one bit audio, dolby digital, dts, dsd,hbr digital audio formats

 27mhz is available as crystal or oscillator clock input frequency

 mcu embedded to handle the control logic

 integrated edid buffer

 io and spc/spd supply voltages from 1.8v to 3.3v

 programmable power management

 device fully programmable through serial port or can automatically load firmware from eeprom

 rohs compliant and halogen free package

 offered in 196 pin bga package

描述

chrontel ch7038b is an innovative display interface product designed for embedded systems, consumer electronics and computing in which conversions among multiple high definition video/audio formats are required.built in with multiple differential receivers and transmitters, a flexible scaling/overlay engine and easy-to-use audio interfaces, the ch7038b can drive lcd panels through either a single or dual channel lvds/ttl interface or a 1/2 lane displayport interface. it can also simultaneously output to external displays using standards such as hdmi/dvi, ypbpr, vga, cvbs or s-video.this device will help manufactures reduce design costs,accelerate time-to-market and expand product features for better user’s experience.

the ch7038b has four input and four output ports to supports multiple display standards. some ports are multiplexed with different signal types to reduce pin count. for example, the 24-bit wide digital port can be programmed to receive lvds or ttl signals and supports various formats like rgb, bt1120, bt656, etc.while the 8-bit port can accept hdmi or bt656 inputs.the 2 lane dp / edp port stands alone because of its high data transfer rate.

the lower speed spi port can interface to external micro controller to display selectively refreshed data.a powerful per pixel scaler engine is integrated inside the ch7038b. together with its stacked 64mb sdram, the scaler can process input resolutions up to 1080p and perform frame rate conversion, image rotation/flip and flexible video zoom. it can overlay a scaled video onto another bypassed graphics stream to achieve picture-in-picture display. this would allow user to view two display contents on a single monitor. the scaler also supports chroma-key to overlay irregularly shaped video with monochrome background onto a second video stream. though its mcu and spi interface, external micro controller can input complex osd data into the overlay buffer using the selective refresh mode. these features make ch7038b an ideal solution to display multiple video sources onto multiple displays. 

through a 4x2 input switch matrix, the device’s scaler can be configured to simultaneously accept two separated video formats with independent display timing. the input combination can be mixed among the ttl/bt1120/lvds, the dp/edp, the hdmi/bt656 and the spi interface input in either rgb format (rgb-565, rgb-666 or rgb-888 and etc.) or ycrcb format (itu-r601/656 and bt1120). a 2x4 output switch matrix can be programmed to drive the various output ports simultaneously with two kinds of independent timing.

the ch7038b supports 3d data structures defined by dp and hdmi standards. the device can translate and repack 3d data when dp signals are converted to hdmi and vice versa. 3d data can also be displayed as r/l frame via its lvds output.

the ch7038b’s displayport receiver and transmitter are designed to comply with displayport specification 1.2 and embedded displayport (edp) specification version 1.3. it provides support for one or two main link lanes with data rate running at 1.62gb/s or 2.7gb/s. to further optimize the display quality and power dissipation, this device is equipped with seamless display refresh rate switching and progressive to interlace timing switching capabilities.

the ch7038b’s hdmi receiver and transmitter are designed to meet hdmi specification 1.4 and dvi specification 1.0. the transmitter performs serialization and transmission of video/audio data up to 4kx2k with the internal powerful scaler engine. on-chip hdcp cipher engine can be activated to protect the high definition media content.dual channel lvds receiver and transmitter are incorporated into the ch7038b. the panel protection mechanism is also built in to switch off the lcd instantly through device’s automated panel on/off sequences if input data is missing or unstable. the backlight on/off control can be configured through programming internal registers. a built-in pwm generator can be used to adjust display brightness and dimming of the lcd. dithering algorithm is implemented on chip in support of 18-bits lcd panels.
      to support legacy analog displays, three high-performance 9-bit dacs along with separate horizontal and vertical sync outputs are used. ch7038b can output analog rgb signals for vga monitor, yprpb for hdtv and cvbs / s-video for sdtv.to support local digital audio input and output, the device has both spdif and 2-channel i²s digital audio interfaces. like the video signal path, the audio path can take inputs from dp, hdmi, spdif and i2s sources and repack the data for the chosen outputs. its high fidelity audio engine can handle sampling frequency for up to 192ks/s of stereo and 7.1 audio. the spdif interface supports pcm encoded data and compressed audio including dolby digital and dts.

in summary, the ch7038b is a general purpose display interface converter. it is designed to handle both advanced and legacy display interface standards. it can be used in universal docking stations for phones, tablets, personal computers, ott and iot devices for both the office and the home markets.

结构图

数据表

应用说明

  •   pcb layout and design considerations for ch7038 single lvds transmitter, (2/12/03)

技术报告

暂无信息

规格

input interface  hdmi, dvi, edp/dp, lvds, ttl/bt1120, ttl /bt656, spi output interface hdmi, dvi, dp, edp, lvds, vga, cvbs , s-video, ypbpr, ttl / bt656, ttl / bt1120

audio interface   iis, spdif input, spdif output other features scaler, frame buffer, pip, chroma key, selective refresh

package type lqfp176, bga196

订单信息

part number package type operating temperature range minimum order quantity
ch7038b-gf 196 bga, lead-free commercial : 0 to 70c 184/tray

视频

关于利来app官网

了解更多
昆泰集成电路(上海)有限公司是美国chrontel,inc.在上海的全资子公司。chrontel成立于1986年,是一家从事混合信号集成电路研发与生产的公司,总部位于美国硅谷圣何西,并于世界各地拥有多家子公司和办事机构。我们的产品包括电视解码器,电视编码器,dvi/lvds/hdmi编码器,数字电视解调器,图像和音频处理,显示...

联系信息


地址:中国上海浦东新区龙东大道3000号1号楼101室

电话:86-21-68791668

传真:86-21-68791558


      总公司网站:



      电子邮件:[email protected]

     微信公众号: 


利来app官网 copyright © 1998-2023 chrontel, inc. all rights reserved.                      隐私保护 法律声明

网站地图